jain.com
Public record. We host this document directly; the copy served here does not depend on any third party. Retrieved September 29, 2026.
Read the documentAlso at archive.org ↗

Neural AI, LLC v. Tesla Inc. — Entry #6: CORRECTED MOTION to Compel Compliance With Subpoena Served on Third Party Tesla, Inc

Case: Neural AI, LLC v. Tesla Inc. txwd · 7:26-cv-00318

filed August 17, 2026

What this document is

Docket entry #6 · filed August 18, 2026

CORRECTED MOTION to Compel Compliance With Subpoena Served on Third Party Tesla, Inc. by Neural AI, LLC. (Attachments: # 1 Affidavit Declaration of Tanner Laiche, # 2 Exhibit 1, # 3 Exhibit 2, # 4 Exhibit 3, # 5 Exhibit 4, # 6 Exhibit 5, # 7 Exhibit 6, # 8 Exhibit 7, # 9 Exhibit 8, # 10 Exhibit 9, # 11 Exhibit 10, # 12 Exhibit 11, # 13 Exhibit 12, # 14 Exhibit 13, # 15 Exhibit 14, # 16 Exhibit 15, # 17 Exhibit 16, # 18 Exhibit 17, # 19 Exhibit 18, # 20 Exhibit 19, # 21 Exhibit 20, # 22 Exhibit 21, # 23 Proposed Order)(Magni, Rocco) (Entered: 08/18/2026)

Who is involved

Why we have it

We follow this case because it names a company we track, although that company is not a party:

A free copy from the RECAP archive of federal court filings (mirrored at the Internet Archive), retrieved September 29, 2026. Federal court filings are public records.

URL
https://archive.org/download/gov.uscourts.txwd.1172927763/gov.uscourts.txwd.1172927763.6.12.pdf
Kind
court_filing
Publisher
RECAP
Retrieved
2026-09-29 05:58:33.975516-04:00
HTTP status
200
MIME
application/pdf
Bytes
89106
SHA-256
cf59bb3c4247bdd29aabf808aa5ae4fa7bf96221aa092689203b384a2ced4b79

Document text

3 page(s), 3,594 characters, converted from the PDF's text layer · plain text.

Full text
Case 7:26-mc-00318-LS   Document 6-12   Filed 08/18/26   Page 1 of 3


                EXHIBIT

                            11


      Case 7:26-mc-00318-LS         Document 6-12       Filed 08/18/26    Page 2 of 3


General Deployment
   • Do you have architecture diagrams for your hardware and software systems that use
      NVIDIA GPUs?
   • Do you use PyTorch or TensorRT?
   • Which of the following, if any, top-layer applications do you use: Modulus, Maxine,
      cuQuantum, Merlin, Aerial, Monai, Triton, Nemo, VSS Blueprint, Riva, Metropolis,
      Holoscan, Clara Parabricks, Rapids, Isaac, Isaac Lab, Drive, DriveWorks, and
      Morpheus?
   • For each NVIDIA software product identified, in the ordinary course, do you download
      and use it locally, use it via a cloud-based solution offered by NVIDIA, or through a
      third-party cloud provider?
   • Do you make modifications to the source code for PyTorch, TensorRT, or other
      NVIDIA-provided software when its deployed on NVIDIA GPUs?
   • In the ordinary course, approximately how frequently do you run computations utilizing
      PyTorch or TensorRT on NVIDIA GPUs (e.g., many times per day, every day, every
      week, or every month)?
   • Are the relevant systems operated in the United States or used to support U.S.-directed
      operations?

Input Data Path
   • In the ordinary course, do you use GPUDirect Storage (GDS) to load input data directly
      from storage into GPU memory, bypassing CPU main memory? Or do you use CPU
      main memory?
   • In the ordinary course, do you use GPUDirect RDMA or any direct NIC-to-GPU memory
      path for receiving live input data?
   • In the ordinary course, do you use unified memory (cudaMallocManaged), Unified
      Virtual Memory (UVM), or a coherent CPU/GPU memory architecture (e.g., DGX Spark
      UMA, Grace Hopper coherent memory) for the input data path?
   • In the ordinary course, do you use the PyTorch function torch.cuda.gds.GdsFile or any
      GDS-enabled data loader (e.g., DALI GDS, KvikIO) to load data?

Output Data Path and Memory Transfers
  • In the ordinary course, are outputs of GPU computations copied back to CPU/main
      memory? If so, what data is copied (e.g., transcripts, generated tokens, logits,
      embeddings)?
  • In the ordinary course, do GPU-to-CPU (D2H) or CPU-to-GPU (H2D) data transfers
      occur during or in parallel with GPU computations, or only after each computation
      completes?
  • In the ordinary course, how are your memory partitions configured for GPU
      computations? Are there separate memory regions for input data, output data, workspace,
      and intermediate results?
  • In the ordinary course, are output buffers from one GPU computation reused as input
      buffers for a subsequent computation?
  • Do you use torch.compile, TorchDynamo, Triton, TensorRT-LLM compilation, NVRTC,
      or PTX JIT to generate GPU programs at runtime, or do you use only precompiled
      kernels?


                                                                                               1


      Case 7:26-mc-00318-LS        Document 6-12      Filed 08/18/26   Page 3 of 3


TensorRT Usage
   • If you use TensorRT or TensorRT-LLM, how do you populate the input buffers and
      retrieve the outputs? Do you use CPU-side request processing and H2D/D2H copies?
   • Are TensorRT engines built by your organization, provided pre-built by NVIDIA, or
      obtained from another source?


                                                                                         2